

μPD65012C-132.

This custom LSI has to be used with 65030G-043 and 65040G-099.




65040G-099 could only provide 18bit Address Data for 256k memory, But 65012c-132 can extend Address area 20bit:2Mword memory.


65012C-132 has 24ch×3bit Latch and 7 3to8 decoder(3 for Write pulse,3 for output,1 for Bank select).

65012C-132 combined with 65030G-043 and 65040G-099, can extend Address area 8times DSS-1 but each sound must be in a certain BANK.

Bank select are for OE of 256k×4 type DRAM and synchronized with CSLn and CHn.WEn are provided for each BANK.

Now we are designing, it will be shown this NOV.





Approved

Checked

61.10.22
技術部

Copy to


Total

μPD65011C-023.

This custom LSI has to be used with 8253(16 bit programmable divider).


This LSI combined with 8253, works as 19bit divider and Top OSC can be up to 32MHz.


In this condition, minimum step of pitch is 1.67cent(32MHz sampling Freq.).



65011C-023 has 8 blocks of 1/8 Divider with programmable HALT as following diagram.

BLOCK DIAGRAM (1 OSC)





μPD65011C-023

N.C. 5.6.7.8.9.18
32.36.37.38.39

PROCEDURES OF DMA
To get the full address of the DMA...

μ PD65030G-043 , μ PD65040G-099.

In the DSS-1, since it is necessary to transfer a large quantity of data at high speed, the DMA (DIRECT MEMORY ACCESS) system is adopted. In this system, data are transferred directly between I/O and memory without going through the CPU registers. The LSIs developed for this purpose are the custom GATE ARRAY μ PD65030G-043-12 (GA-I) and μ PD65040G-099-12 (GA-II). The GA-I receives DMA requests on 16 channels (maximum of 24 channels), encodes them and generates timing. The GA-II stores 8 channels worth of memory addresses, increments addresses in response to requests and outputs in accordance with the GA-I timing.

In the DSS-1, two GA-IIs are needed for each GA-I to cover 16 channels.

< Caution > Both the GA-I and GA-II use 80-pin flat packages.
Use caution in repair and replacement.

PROCEDURE OF DMA

To set new DMA address of key on channel.

0. Check MPUWE (MSB of 65030G-043).

1. Stop the DMA request clock from 8253 of key on channel.

2. Write the start address of wave memory to 65040G-099 data bus. (3 bytes)

3. Write end address of wave memory, loop sw and synchro sw to 65040G-099 data bus. (3 bytes)

4. Write loop point address of wave memory to 65040G-099 data bus. When loop sw is off, it is not necessary. (3 bytes)

5. Write DMA ch to start, read/write and zero cross start sw to 65030G-043 data bus. (1 byte)

6. Start DMA request clock. (sound pitch depends on it.)

Since 65040G-099 has 9 bytes input buffer, only one channel can be set new DMA address at one time. So before setting new DMA address, it is necessary to check out finish to execute of DMA start already set. To check out this, read MSB of 65030G-043 data bus.

Loop sw, synch sw and zeroX start sw are not separated each DMA channel. Latest sw data written by MPU are effective all DMA channel.

Write pulse is provided only for ch0, other channel cannot be write mode. So during ch0 write, other channel can read.

Rate of DMA bus is up to 1MHz, so each channel can work up to 64 kHz (read out Freq.) $16\text{ch} \times 64\text{kHz} = 1\text{MHz}$

65040G-099

SA : START ADDRESS
EA : END ADDRESS
LA : LOOP POINT ADDRESS

E	\overline{CS}	A ₃	A ₂	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
		0	0	0	0	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0
		0	0	0	1	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8
		0	0	1	0	—	—	—	Page PA2	Page PA1	Page PA0	SA17	SA16
		0	0	1	1	EA7	EA6	EA5	EA4	EA3	EA2	EA1	EA0
		0	1	0	0	EA15	EA14	EA13	EA12	EA11	EA10	EA9	EA8
		0	1	0	1	Loop Sw	Synch Sw	—	—	—	—	EA17	EA16
		0	1	1	0	LA7	LA6	LA5	LA4	LA3	LA2	LA1	LA0
		0	1	1	1	LA15	LA14	LA13	LA12	LA11	LA10	LA9	LA8
		1	0	0	0	—	—	—	—	—	—	LA17	LA16


65030G-043

E	\overline{CS}	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
			MPU WE	WRITE (ch0)	ZEROX START SW	START ch MSB	START ch B4	START ch B3	START ch B2	START ch LSB
		0	—	—	—	—	—	—	—	—
		0	—	—	—	—	—	—	—	—

WRITE
0: ch0 Read
1: ch0 Write
START ch
: 00~23
ZEROX START SW
0: ZEROX
1: Forced
MPU WE
0: DISABLE
1: ENABLE

Loop SW
0: Loop OFF
1: Loop ON
Synch SW
0: Synchro OFF
1: Synchro ON

BLOCK DIAGRAM
6540G-099



REVISION REASON	REVISION DATE	REVISION BY

COMMERCIAL TOLERANCE ± %

PART NO.	NAME OF PART	MATERIAL	NO. OF PART	WEIGHT	REMARK
TREATMENT	DRAWN BY	DESIGNED BY	CHECKED BY	MODEL	DATE
				X-K200	60.5.77
				MODEL	
				Block Chart	
				DRAWING NO.	
				Y Sakurai	

KORG KEIO ELECTRONIC LAB., CORP.

Three Modes DMA

-normal. Loop -n.2-

